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DETAILED DESCRIPTION O F  THE 
PREFERRED EMBODIMENT 
FIG. 1 shows an IC controller chip 10 for a brushless 
The invention described herein was made in the per- 5 dc motor 14. The chip 10 includes an inverter 12, com- 
formance of work under NASA Contract No. NAS8- mutation logic 16, and a power and timing block 20 
SooOO, and is subject to the provisions of Section 305 of which Drovides an isolated Dower sutmly. A DC link 
IC CONTROLLER CHIP FOR BRUSHLESS DC 
‘ MOTORS 
the National Aeronautics and Space Act of- 1958, as 
amended (42 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
This invention relates in general to controllers for 
electric motors and in particular to IC controller chips 
for brushless dc motors. 
The rising popularity of brushless dc motors has 
brought a need for small, low-cost controllers. A typi- 
cal motor controller includes four elements: rotor posi- 
tion sensors which provide signals indicating the posi- 
tion of the motor’s rotor with respect to its stator wind- 
ings; commutation logic which generates commutation 
commands in response to the rotor position signals; a 
power supply; and an inverter containing power transis- 
tors, either bipolar or field-effect, which commutate 
power to the motor’ stator windings in response to the 
commutation commands. 
The commutation logic can be fabricated on a single 
integrated circuit (IC) chip, and the power supply and 
inverter are implemented with discrete analog compo- 
nents. The resulting controller is a marriage of an ana- 
log element (the inverter), a digital element (the IC 
chip) and a power supply. 
SUMMARY OF THE INVENTION 
According to the present invention, the commutation 
logic inverter and are fabricated on a single IC chip. An 
isolated power supply also can be fabricated on the 
chip. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a brushless motor and an 
IC controller chip according to the present invention; 
FIG. 2 is a detailed block diagram of the IC control- 
ler chip shown in FIG. 1; 
FIGS. 3u-3c depict rotor position signals and the 
commutation commands derived therefrom; 
FIG. 4 (including 4A and 4B) is a diagram of logic for 
generating commutation commands; 
FIG. 5 is a diagram of logic for generating motor 
direction commands; ~ 
FIG. 6 is a diagram of logic for generating an inverter 
disable signal; 
FIG. 7 is a diagram of logic for detecting position 
sensor failure; 
FIG. 8 is a diagram of logic for selecting an error 
signal; 
FIG. 9 is a logic diagram of a deadtime generator; 
FIG. 10 depicts signals generated by the deadtime 
generator; 
FIGS. 11 and 12 are schematic diagrams of the chip 
configured with current feedback components for two 
and four quadrant operation; 
FIG. 13 is a diagram of logic for generating multi- 
plexer control signals; 
FIG. 14 is a diagram of logic for an aiding load resis- 
tor; and 
FIG. 15 is a schematic diagram of the chip configured 
with external power FETS. 
supplies power to the invertkr 12 and-power block 20. 
The commutation logic 16 operates the motor 14 in 
10 either two quadrants or four quadrants. In two quadrant 
operation, the motor is driven in either the clockwise or 
counterclockwise direction. To drive the motor 14, the 
commutation logic 16 commands the inverter 12 to put 
energy into the motor’s stator windings. In four quad- 
15 rant operation, the motor 14 is also braked in either the 
clockwise or counterclockwise direction. To brake the 
motor 14, the commutation logic 16 commands the 
inverter 12 to remove energy (Le., back emf) from the 
motor’s stator windings. 
The chip 10 also includes a control block 18 which 
performs functions such as controlling motor speed and 
providing current feedback. For two quadrant opera- 
tion, the control block 18 closes the loop on current. 
For four quadrant operation, the current loop is closed 
25 by a microprocessor and/or discrete components that 
are connected to the chip 10. Other functions per- 
formed by the control block 18 include protecting 
against shoot-through in the inverter 12 and fault-moni- 
toring for position sensor failure and motor overcur- 
FIG. 2 shows the chip 10 configured for a brushless 
dc motor having three phase windings A, B and C con- 
nected in a wye configuration. The chip 10 can be con- 
figured for a motor having any number of phase wind- 
35 ings; however, this three phase configuration is most 
common. 
The inverter 12 includes three upper power FETS 22 
and three lower power FETS 24, each of which oper- 
ates as a switch. The upper power FETS 22 are N-chan- 
40 ne1 devices and the lower power FETS 24 are P-chan- 
ne1 devices. Pins P35, P32 and P29 of the chip 10 allow 
a DC link high to be coupled to the drains of each upper 
power FET 22. Pins P34, P31 and P28 of the chip 10 
allow the sources of the upper power FETS 22 and the 
45 drains of the lower power FETS 24 to be connected to 
their respective phase windings A, B and C. The 
sources of the lower power FETS 24 are not connected 
directly to the DC link return. Instead, pins P33, P30 
and P27 allow the sources of the lower power FETS 24 
50 to be coupled to the DC link return in a manner which 
depends upon the required current feedback. Diodes 25 
are placed across the controlled current paths of the 
power FETS 22 and 24 to prevent damage from over- 
currents. 
The commutation logic 16 provides the commutation 
commands A+, A-, B+, B-, C+ and C- which 
turn “on” and “off’ the power FETS 22 and 24 in the 
inverter 12, allowjng power to be commutated to the 
selected phase windings A, B and C of the motor 14. 
60 Commutation commands.A+, B+ and C+ are sup- 
plied to respective gates of the three upper power 
FETS 22, and commutation commands A--, B- and 
C- are supplied to respective gates of the three lower 
power FETS 24. 
For two quadrant operation, the commutation com- 
mands A+, A-, B+, B-, C+ and C- are derived 
from five inputs: rotor position signals H1, H2 and H3; 
a direction command DIRCMD; and an error signal 
20 
30 rent. 
55 
65 
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REFl. The rotor position signals H1, H2 and H3 are 
decoded in a well known manner to select the windings 
that are to be energized (see FIGS. 3b and 3c). The 
windings A, B and C are energized only when the error 
signal REFl is high. Thus, motor current (and speed) 
can be controlled by controlling the “on” time indicated 
by the error signal REFl. The direction command 
DIRCMD indicates the commanded direction of motor 
the motor 14 to be removed from the stator windings A, 
B and C. Table 2 is a truth table of the commutation 
commands A+, A-, B+, B-, C+ and C- when 
motor rotation is commanded in a clockwise direction 
5 @IR= l), and Table 3 is a truth table of the commuta- 
tion commands A+, A-, B+, B-, C+ and C- when 
motor rotation is commanded in a counterclockwise 
direction @IR=O). 
TABLE 2 
DIR DC DCINV H1 H2 H3 A+ B+ C+ A- B- C- 
1 0  0 v v v o  0 0 0 0 0 
1 1  0 0 0 0 0  0 0 0 0 0 
1 1  0 0 0 1 0  0 1 0  1 0  
1 1  0 0 1 0 . 0 1 0  1 0  0 
1 1  0 0 1 1 0 0 1  1 0  0 
1 1  0 1 0 0 1  0 0 0 0 1 
1 1  0 1 0 1 1 0 0  0 1 0  
1 1  0 1 1 0 0 1 0  0 0 1 
1 1  0 1 1 1 0 0 0  0 0 0  
1 0  1 0 0 0 0  0 0 0 0 0 
1 0  1 0 0 1 0 0 0  0 1 1  
1 0  1 0 1 0 0  0 0 1 1  0 
1 0  1 0 1 1 0 0 0  1 0  1 
1 0  1 1 0 0 0  0 0 1 0  1 
1 0  1 1 0 1 0 0 0  1 1  0 
1 0  1 1 1 0 0 0 0  0 1 1  
1 0  1 1 1 1 0 0 0  0 0 0  
1 1  1 v v v o  0 0 0 0 0 
rotation. When high, the direction command DIRCMD 
commands the motor 14 to rotate in a clockwise direc- 
tion; when low, it commands the motor 14 to rotate in 
a counterclockwise direction. Table is a truth table for 30 
the commutation commands A+, A-, B+, B-, C+ 
and C-. State X indicates either high or low, and state 
V indicates all combinations of the rotor position signals 
H1, H2 and H3. 
TABLE 1 
The inverter 12 can be shut down by an externally- 
generated disable signal EXTDIS which is supplied to 
the commutation logic 16 by pin P18. The inverter 12 
can also be shut down by a disable signal INVDIS 
which is generated by the control block 18. The disable 
signal INVDIS shuts down the inverter 12 in the event 
that the position sensors fail or a motor overcurrent 
occurs. The commutation logic 16 can realize the truth 
REFl DIRCMD HI H2 H3 A+ B+ C+ A- B- C- 
1 1 0 0 0 0  0 0 0 0 0 
1 1 0 0 1 0  0 1 0  1 0  
1 1 0 1 0 0  1 0 1  0 0 
1 1 0 1 1 0  0 1 1  0 0 
1 1 I 0 0 1  0 0 0  0 1 
1 1 1 0 1 1  0 0 0  1 0  
1 1 1 1 0 0  1 0 0  0 1 
1 1 1 1 1 0  0 0 0  0 0 
1 0 0 0 0 0  0 0 0 0 0 
1 0 0 0 1 0  1 0  0 0 1 
1 0 0 1 0 1  0 0 0 1 0  
1 0 0 1 1 1  0 0 0  0 1 
1 0 1 0 0 0  0 1 1  0 0 
1 0 1 0 1 0  1 0 1  0 0 
1 0 1 1 0 0  0 1 0  1 0  
1 0 1 1 1 0  0 0 0  0 0 
0 x v v v o  0 0 0 0 0 
For four quadrant operation, the commutation com- 
mands A+, A-, B+, B-, C+ and C- are derived 
from six inputs: the rotor position signals H1, H2 and 55 tables of Tables 1-3 and utilize the disable signals EXT- 
H3; a direction command DIR which is derived from DIS and INVDIS with the equivalent of 36 NAND 
direction command DIRCMD; and duty cycle com- gates U1 and 13 NOR gates U2 (see FIG. 4). 
mands DC and DCINV. Whenever the duty cycle com- The power block 20 isolates the upper and lower 
mands DC and DCINV are at the same state, either power FETS 22 and 24 from the commutation logic 16. 
high or low, the commutation commands A+, A-, 60 Three predrive stages 26 interface the commutation 
B+, B-, C+ and C- turn off all the FETS. Thus, commands A-, B- and C- to the lower power FETS 
power is not supplied to the motor 14. Whenever the 24. These stages 26 provide sufficient gate drive voltage 
duty cycle command DC is high and the duty cycle and current to the lower power FETS 24. To prevent 
command DCINV is low, the motor 14 is driven in the damage to the gate oxide on the lower power FETS 24, 
commanded direction. And, whenever the duty cycle 65 the outputs of the predrive stages 26 are clamped by a 
command DC is low and the duty cycle command clamp voltage generator 28 consisting of a string of 
DCINV is high, the motor 14 is braked in the com- FETS and diodes. The predrive stages 26 also provide 
manded direction, allowing the back emf generated by sufficient gate drive for large, external power FETS 
5,258,696 
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which are associated with a hybrid mode of operation 
(see FIG. 15). 
comparators 40 furnish the position signals HI, H2 and 
H3 (FIG. 36). 
TABLE 3 
DIR DC DCINV H1 H2 H3 A +  B+ C+ A- B- C- 
0 0  o v  
0 1  0 0  
0 1  0 0  
0 1  0 0  
0 1  0 0  
0 1  0 1  
0 1  0 1  
0 1  0 1  
0 1  0 1  
0 0  1 0  
0 0  1 0  
0 0  1 0  
0 0  1 0  
0 0  1 1  
0 0  1 1  
0 0  1 1  
0 0  1 1  
V 
0 
0 
1 
I 
0
0
1 
1 
0
0
1 
1 
0 
0 
1 
1 
0 1  1 v v  
V 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
I 
0 
1 
V 
0 0 0 0 0 0  
0 0 0 0 0 0  
0 1 0 0 0 1  
1 0 0 0 1 0  
1 0 0 0 0 1  
0 0 1 1 0 0  
0 1 0 1 0 0  
0 0 1 0 1 0  
0 0 0 0 0 0  
0 0 0 0 0 0  
0 0 0 0 1 1  
0 0 0 1 1 0  
0 0 0 1 0 1  
0 0 0 1 0 1  
0 0 0 1 1 0  
0 0 0 0 1 1  
0 0 0 0 0 0  
0 0 0 0 0 0  
The control block 18 includes direction logic 42 
Three predrive level-shifter stages 30 interface the COm- which supplies the direction command DIRCMD to 
mutation COmmnds A+, B+md C+to their respec- the commutation logic 16. Generated externally, the 
tive upper power FETS 22. These Stages 30 are similar 25 direction command DIRCMD is supplied to the dhec- 
to the predrive stages 26, except that they are designed tion logic by pin p16. 
to drive the upper Power FETS 22 of the  PUsh-PUll The direction logic 42 also supplies the direction 
pairs; thus the ground returns are referenced to the command DIR to the commutation logic 16. The direc- 
sources of the upper power FETS 22. tion command DIR is based upon the present and previ- 
For each upper power FET 22 to be t m ~ d  on, its 30 ous direction commands DIRCMD and DIRCMDB, 
gate must be boosted to a voltage that is between 5 and and upon the difference between a speed feedback sig- 
15 VdC above its SOtuCe. The boost VOl@e can be SUP- nal SPDFBK on pin P15 and a threshold speed, such as 
plied to the inverter 12 by an external source via pin PI. 10% of the motor's maximum rated speed. If motor 
Alternatively, the boost voltage Can be supplied by a speed is below the threshold, the direction command 
charge pump 32 through the clamp voltage generator 35 DIR tracks the direction command DIRCMD. If, how- 
28. The charge Pump 32 has one input that is Provided ever, the motor speed is above the threshold when the 
with the DC link voltage on pin P37 and another input direction command DIRCMD is changed, the diretion 
that is supplied with a Signal whose frequency estab- command DIR will not change states. Thus, the motor 
lishes the amount of voltage boost. This signal can be 14 will not change directions if it is running too fast. 
supplied externally via Pin p2, Or it Can be Supplied 40 This safeguard prevents motor damage caused by a 
internally by a charge Pump clock 34. The charge Pump sudden change in direction due to factors such as noise 
clock 34 includes a sawtooth oscillator whose fre- and human error. Table 4 shows the truth table for the 
WencY is set by a resistor coupled between Pins p3 and direction logic 42, which can be realized by the equiva- 
p4 and a capacitor coupled between Pin p4 and ground. lent of a comparator U3, latch U4 and an inverter US 
A system clock 36 synchronizes all operations on the 45 (see FIG. 5). The speed threshold is provided by the 
reference voltage supply 38 and voltage dividers R1 
and ~ 2 .  
chip 10. The system clock 36 includes a sawtooth oscil- 
lator whose frequency is adjustable between So0 kHz to 
1 MHz. This band width is limited by the switching 
frequency of the power FETS 22 and 24. The oscillator TABLE 4 
frequency is set by a resistor coupled between pins P5 50 DIRCMD DIRCMDB XSPD DIR 
and P6 and a capacitor coupled between pin P6 and 0 0 0 0 
A reference voltage supply 38 provides accurate 0 1 1 1 
reference voltages to the commutation logic 16 and 1 0 0 1 
control block 18. Operating potential is supplied to the 55 1 0 1 0 
0 0 1 0 
1 0 0 0 
ground. 
1 1 0 1 
1 1 1 1 
reference voltage supply 38 by pin P7. The reference 
voltage is brought outside the chip 10 on pin P11 for 
external reference or for use as an external power sup- 
ply, thereby eliminating the need for an external refer- The control block 18 also includes disable logic 44 
ence voltage supply. 60 which issues the disable signal INVDIS when either 
The control block 18 provides the position signals motor overcurrent or position sensor failure occurs. 
H1, H2 and H3 to the commutation logic 16. These After being disabled by the signal INVDIS, the ihverter 
signals H1, H2 and H3 are derived from three rotor 12 remains disabled until a reset signal RESET is ap- 
position signals S1, S2 and S3, either square or sinusoi- plied to pin P19. The disable logic 48 can be realized by 
dal, that are out-of-phase by 120" (FIG. 34.  The signals 65 the equivalent of a latch U6 and four NAND gates U7 
S1, S2 and S3 are supplied to pins P8, P9 and P10 of the (see FIG. 6). Signal MTOC indicates motor overcur- 
chip 10 and then are squared off by three comparators rent, and signals PSF and PSFDL indicate position 
40, which are referenced to zero volts. Outputs of the sensor failure. 
7 
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The signal MTOC indicating motor overcurrent is 
generated by an on-chip comparator U8 (see FIG. a) 
that takes the difference between a signal AB- 
SCURFBK indicating motor current feedback and a 
signal CURLIM indicating maximum current limit. The 
feedback signal ABSCURFBK is supplied to the con- 
trol block 18 by pin P14 and the limit signal CURLIM 
is supplied on pin P22. This limit signal CURLIM is 
made adjustable to allow the chip 10 to shut down at 
different current levels. The motor overcurrent protec- 
tion can be disabled by tying pin P22 to ground. 
The signal PSF indicating position sensor failure is 
generated by PSF logic 46. Such failure occurs when all 
three position signals H1, H2 and H3 go high simulta- 
neously, or when they go low simultaneously. The PSF 
logic 46 can be realized by the equivalent of three 
NAND gates U9 and an inverter U10 (see FIG. 7). The 
signal PSF is monitored on pin P23. To account for 
noise that might be on the position sensor signals H1, 
€32 and H3, the signal PSF on pin P23 is delayed by an 
interval and fed back into the chip on pin P21. The 
interval of delay is determined by an off-chip resistor 
R3 coupled between pins P21 and P23 and a capacitor 
C1 coupled between pins P23 and ground (see FIG. 7). 
This delayed signal PSFDL prevents the disable logic 
44 from disabling the inverter 12 due to transients. The 
PSF logic 46 can be disabled by tying pin P21 to 
ground. 
The control block 18 includes selection logic 48 
which supplies the error signal REFl to the commuta- 
tion logic 16. The error signal REFl is selected from 
either error signal COMPOUTl for four quadrant oper- 
ation or from error signal COMPOUT2 for two quad- 
rant operation. Error signal COMPOUTl is applied to 
pin P20. Error signal COMPOUT2 is generated by the 
selection logic 48; it takes the difference between the 
current feedback signal ABSCURFBK and a current 
command CURCMDZQ, which is generated off the 
chip 10 and applied to pin P13. The selection logic 48 
makes its selection according to a command MODE 
indicating mode of operation, which command is sup- 
plied to the chip 10 by pin P17. The selection logic 48 
can be realized by the equivalent of three NAND gates 
U11, an inverter U12 and an operational amplifier U13 
(see FIG. 8). 
The control block 18 also generates the duty cycle 
commands DC and DCINV. When the motor 14 is 
being driven, only one of the upper power FETS 22 is 
“on” at any particular time. When the gate voltage is 
removed, this power FET 22 should be turned off. 
However, the power FET 22 has an inherent capaci- 
tance; therefore, it continues to conduct until dis- 
charged. If, during braking, the complimentary lower 
power FET 24 is turned on while this upper power 
FET 22 is beiig discharged, a short across the power 
supply will occur. This occurrence, known as shoot- 
through, can damage the power supply. 
The control block 18 includes a deadtime generator 
50 which prevents shoot-through by reducing the “on”- 
time of the error signal REFI, thereby ensuring that the 
lower power FET 24 remains “off’ while the base 
charge from the complimentary upper power FET 22 is 
being removed. As shown in FIG. 9, the error signal 
H1 HZ H3 DIR MO M1 REFI is clocked into a first latch U14 on the leading 
edge of a clock pulse SYSCLK from the system clock 65 
1 1 1 1 1 0 
0 1 1 1 0 1 36. The first latch U14 synchronizes the error signal 
REFI with the system clock 36. An output signal REF2 x 1  1 0 1 0 
from the first latch U14 is clocked into a second latch X 1 0 1 1 1 
TABLE 5 
U15, delaying the output signal REF2 by one clock 
pulse. Output signals REF2 and REF3 from the first 
and second latches U14 and U15 are NAND’ed to- 
gether by a NAND gate U16, whose output provides 
5 the duty cycle command DC. The output signals REF2 
and REF3 are also NORed together by a NOR gate 
U17, whose output provides the duty cycle command 
DCINV. As seen from the timing diagram of FIG. 10, 
the generator 50 creates a deadtime between the duty 
10 cycle commands DC and DCINV, allowing the upper 
power FET 22 to discharge before the complimentary 
lower power FET 24 is turned on and vice versa. The 
deadtime is proportional to the clock period of the 
system clock 36. Although the duty cycle command 
l5 DC is delayed by one clock cycle, this delay is insignifi- 
cant because of the high clock speeds (e.g., 1 MHz) 
involved. 
The control block 18 includes input buffers 52 for 
buffering the signals on pins P16-P21 and output buffers 
*O 54 for buffering the signals on pins P23. The buffers 52 
and 54 are clocked to the system clock 36. 
FIG. 11 shows the chip 10 being configured for cur- 
rent feedback in two quadrant operation. In this mode, 
only the magnitude of the feedback current need be 
25 known. An off-chip resistor R4 is coupled between pin 
P36 (the DC link return) and pins P33, P30 and P27 (the 
low sides of the three lower power FETS 24). When 
any two windings are energized, current flows through 
the resistor R4. The resulting voltage drop across the 
30 resistor R4 is amplified by an off-chip operational ampli- 
fier U18, whose output provides the signal AB- 
SCURFBK indicating absolute current feedback. This 
signal ABSCURFBK is supplied to pin P14 of the chip 
10. The current command CURCMD2Q, which is ap- 
35 plied to pin P13, can be generated by an off-chip com- 
ponent such as a microprocessor or a potentiometer. 
Given the current feedback signal ABSCUFBK and the 
current command CURCMDZQ, the control block 18 
can close the loop on current for two quadrant opera- 
tion. 
FIG. 12 shows the chip 10 being configured for cur- 
rent feedback in four quadrant operation. Three resis- 
tors R5, R6 and R7 are required to determine current 
45 feedback when the motor 14 is being braked. The three 
resistors R5, R6 and R7 are coupled between pin P36 
(the DC link return) and pins P33, P30 and P27, respec- 
tively (the sources of the three lower power FETS 24). 
Voltage drops across the resistors are amplified by three 
5o operational amplifiers U19, U20 and U21, whose re- 
spective outputs are supplied to inputs of a multiplexer 
MUX. The multiplexer MUX selects the feedback cur- 
rent from the winding through which current is flow- 
ing. The selection is controlled by signals MO and M1, 
55 which are supplied by MUX control logic 56 in the 
control block 18 (see FIG. 2). Generated according to 
direction command DIR and the position signals H1, 
H2 and H3, these signals MO and Ml are buffered and 
supplied on pins P24 and P25. Table 5 shows the truth 
60 table for MUX control logic 56, which can be realized 
by the equivalent of eight NAND gates U22 and six 
inverters U23 (see FIG. 13). 
9 
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TABLE 5-continued 
HI H2 H3 DIR MO MI 
X 1 0 0 0 0 
x o  1 1 0 1 
x o  1 0 1 0 
x o  0 1 1 1 
x o  0 0 0 0 
To close the loop on current for four quadrant opera- 
tion, a closed loop control must be coupled to the chip 
10. The closed loop control receives a current feedback 
signal from the multiplexer MUX and generates the 
error signal COMPOUTl which is applied to pin P19 of 
the chip 10. Such a closed loop control can be imple- 
mented through discrete elements or through a micro- 
processor in a manner that is well known to those 
skilled in the art. 
FIG. 14 shows the chip 10 being coupled to an aiding 
5 
10 
15 
load resistor R8. Normally, when the inverter 12 brakes 20 
the motor 14, energy is dumped back into the power 
supply. If the dumped energy becomes excessive, how- 
ever, it can damage the power supply. To prevent such 
damage, the aiding load resistor R8 dissipates the en- 
ergy that exceeds a threshold. The aiding load resistor 25 
R8 is coupled between pins P37 (the DC link high) and 
P39 (the drain of an on-chip FET 58). The source of the 
FET 58 is coupled to the DC fink return by connecting 
pin P38 to pin P36. The threshold is established by an 
off-chip zener diode D1. When the back emf on the DC 30 
link high exceeds the breakdown voltage of the zener 
diode D1, a signal is supplied to the gate of the FET 58 
through pin P40. This signal causes the FET 58 to con- 
nect the aiding load resistor R8 between the DC link 
high and the DC link return, allowing the aiding load 35 
resistor R8 to dissipate excessive energy on the DC link. 
FIG. 15 shows a configuration in which the motor 14 
,is driven by upper and lower power FETS 4 2  and 43 
that are located off the chip 10. This hybrid configura- 
tion is required when the on-chip FETS 22 and 24 are 
not large enough to drive the motor 14 The commuta- 
tion commands A+, B+and C+ are supplied to the 
three FETS 4 2  by the predrive levelshifter stages 30 
via three pins on the chip 10. The commutation com- 45 
mands A-, B- and C- are supplied to the three 
FETS 43 by the predrive stages 26 via three other pins 
on the chip 10. The controlled current paths of the 
FETS 4 2  and 43 are connected in parallel with the 
controlled current paths of their corresponding FETS 50 
22 and 24. 
A person skilled in the art can readily appreciate that 
the chip 10 is implemented at the transistor level, not at 
the gate level. The chip 10 can be implemented with 
DMOS technology in a 24 pin DIP package. This pack- 55 
age offers convenient interface with either a microcon- 
troller or discrete elements. 
It will be understood that this embodiment is merely 
exemplary and that a person skilled in the art may make 
many variations and modifications without departing 60 
from the spirit and scope of the invention. All such 
modifications are intended to be included within the 
scope of the invention as defined in the appended 
claims. 
I claim: 65 
1. An IC controller chip for a brushless dc motor 
having a rotor and stator windings, said motor provid- 
ing position signals that indicate the position of said 
rotor with respect to said stator windings, said chip 
comprising:. 
commutation means, responsive to said position sig- 
nals, for generating commutation commands; 
inverter means, responsive to said commutation com- 
mands, for supplying power on a DC link to said 
stator windings of said motor, said inverter means 
inciuding upper and lower power FETS for said 
stztor windings; 
fmt interface means for interfacing said commutation 
commands to gates of said upper power FETS and 
to pins that can be coupled to gates of off-chip 
upper power FETS; and 
second interface means for interfacing said commuta- 
tim commands to gates of said lower power FETS 
and to pins that can be coupled to gates of off-chip 
lower power FETS. - 
2. A chip according to claim 1, wherein said upper 
power FETS are N-channel devices and wherein said 
lower power FETS are P-channel devices, whereby 
said upper and lower FETS corresponding to each 
winding cooperate in a push-pull arrangement. 
3. A chip according to claim 1, wherein said first 
interface means includes level-shifters and said second 
interface means includes predrive stages. 
4. A chip according to claim 1, further comprising 
boosting means, responsive to said DC link, for supply- 
ing boost voltages to said upper FETS of said inverter 
means. 
5. A chip according to claim 4, wherein said boosting 
means includes charge pump means for supplying said 
boost voltages. 
6. A chip according to claim 5, wherein said boosting 
means further includes a charge pump clock for supply- 
ing signals to said charge pump means, said signals 
having frequencies that are proportional to said boost 
voltages. 
7. A chip according to claim 1, wherein said pins are 
coupled to the gates of said off-chip power FETS, and 
wherein controlled current paths of said off-chip power 
FETS are coupled in parallel with controlled current 
paths of said power FETS of said inverter means. 
8. An IC controller chip for a brushless dc motor 
having a rotor and stator windings, said motor provid- 
ing position signals that indicate the position of said 
rotor with respect to said stator windings, said chip 
comprising: 
commutation means, responsive to said position sig- 
nals, for generating commutation commands; 
inverter means, responsive to said commutation com- 
mands, for supplying power on a DC link to said 
stator windings of said motor; and ‘actuatable 
means for alloying a load to dissipate energy from 
said stator windings when energy in said windings 
exceeds a threshold. 
9. An IC controller chip for a brushless dc motor 
having a rotor and stator windings, said motor provid- 
ing position signals that indicate the position of said 
rotor with respect to said stator windings, said chip 
being snpplied with an error signal indicating “on-time’’ 
of said motor, said chip comprising: 
converting means for converting said error signal 
into first and second duty cycle commands; 
commutation means, responsive to said position sig- 
nals and said duty cycle commands, for generating 
commutation commands; and 
inverter means, responsive to said commutation com- 
mands, for supplying power on a DC link to said 
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stator windings of said motor, wherein said motor 
is driven when said first and second duty cycle 
commands are at first and second states, respec- 
tively, wherein said motor is braked when said first 
and second duty cycle commands are at second and 
first states, respectively, and wherein power is not 
supplied to said inverter means when said first and 
second duty cycle commands are at the same state. 
10. A chip according to claim 9, wherein said con- 
clock means for generating clock pulses; 
first latch means for delaying said error signal by at 
least one block pulse, an output of said first latch 
means providing a first delayed signal; 
second latch means, responsive to said first latch 
means, for delaying said fust delayed signal by at 
least one clock pulse, an output of said second latch 
means providing a second delayed signal; 
NAND means for NAND'ing together said first and 
second delayed signals, an output of said NAND 
means providing said first duty cycle command; 
and 
NOR means for NORing together said first and sec- 
ond delayed signals, and output of said NOR means 
providing said second duty cycle command. 
11. An IC controller chip for a brushless dc motor 
having a rotor and stator windings, said motor provid- 
ing position signals that indicate the position of said 
rotor with respect to said stator windings, said chip 
comprising commutation means, responsive to said po- 
sition signals, for generating commutation commands; 
inverter means, responsive to said commutation com- 
mand, for supplying power on a DC link to said stator 
windings of said motor; and direction means of provid- 
ing a motor direction command in response to motor 
direction and speed feedback signals supplied to said 
chip, said direction means including: 
speed detection means, responsive to said motor 
speed feedback signal, for indicating when motor 
speed exceeds a threshold; 
storing means for storing said motor direction signal; 
and 
means, whose output provides said motor direction 
command, for outputting said stored motor direc- 
tion signal when said motor speed is greater than 
said threshold and for outputting said motor direc- 
tion signal when said motor speed is less than said 
threshold. 
12. An IC controller chip for a brushless dc motor 
having a rotor and stator windings, said motor includ- 
ing position sensors for providing position signals that 
indicate the position of said rotor with respect to said 
stator windings, said chip comprising commutation 
means, responsive to said position signals, for generat- 
ing commutation commands; inverter means, respon- 
sive to said commutation commands, for supplying 
power on a DC link to said stator windings of said 
motor; and disabling means for causing said commuta- 
verting means includes: 
12 
position failure means for issuing a failure signal when 
said position sensors fail; 
delaying means, responsive to said position failures 
means, for delaying said failure signal; and 
means for causing said commutation means to disable 
said inverter means when said failure and delayed 
signals simultaneously indicate position sensor f d -  
ure. 
13. A system for controlling a brushless dc motor 
means for providing position signals that indicate the 
position of said rotor with respect to said stator 
windings; 
an IC controller chip including selecting means; com- 
mutation means, responsive to said position signals, 
for generating commutation commands; and in- 
verter means, responsive to said commutation com- 
mands, for supplying power on a DC link to said 
stator windings of said motor, said inverter means 
including upper and lower power FETS for said 
stator windings; and 
current feedback means, coupled to said chip, for 
providing a current feedback signal to said chip, 
said current feedback means including a load for 
each winding, each said load being coupled be- 
tween a dc link return and a corresponding lower 
power FER detecting means for detecting voltage 
drops across each one of said loads, whereby said 
voltage drops are proportional to currents flowing 
through said windings; and multiplexer means, 
responsive to said selecting means, for selecting 
one of said voltage drops, an output of said multi- 
plexer means providing said current feedback sig- 
nal. 
14. A system according to claim 13, wherein said 
selecting means selects said voltage drop in response to 
said position signals and a direction command. 
15. An IC controller chip for a brushless dc motor 
having a rotor and stator windings, said motor provid- 
40 ing position signals that indicate the position of said 
rotor with respect to said stator windings, said chip 
comprising: 
commutation means, responsive to said position sig- 
nals, for generating either first or second sets of 
commutation commands that operate said motor in 
two or four quadrant operation, wherein said com- 
mutation means generates said first set of commuta- 
tion commands in response to said position signals, 
a direction signal indicating commanded motor 
direction, and an error signal indicating on-time of 
said first set of commutation commands, and 
wherein said commutation means issues said sec- 
ond set of commutation commands in response to 
said position signals, a motor direction command, 
an first and second duty cycle commands indicat- 
ing on-time of said second set of commutation com- 
mands; and 
inverter means,.responsive to said commutation com- 
mands, for supplying power on a DC link to said 
stator windinns of said motor. 
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tion means to disable said inverter m e i s  in the event of 
motor overcurrent or position sensor failure, said dis- 
16. A chip according to claim 15, implemented in 
DMOS technology. 
abling means including: * * * * *  
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